In a conventional system, the host CPU is responsible for both data processing and interrupt handling. However, the speed of interrupt handling doesn’t scale with processor speed.
Additionally, all data and interrupt traffic on the web server use the same PCI bus, resulting in reduced bandwidth availability.